

## User Guide

---

### N32H492ZGL7\_STB Development Board Hardware User Guide

---

#### Introduction

The purpose of this document is to enable users to quickly familiarize themselves with the N32H492ZGL7\_STB development board, understand its functions, usage instructions, and precautions, so as to carry out MCU debugging and development based on the development board.

## Table of contents

<b>1</b>	<b>HARDWARE DEVELOPMENT INSTRUCTIONS.....</b>	<b>1</b>
1.1	<i>Brief.....</i>	<i>1</i>
1.2	<i>Development board functions .....</i>	<i>1</i>
1.3	<i>Development board layout.....</i>	<i>2</i>
1.4	<i>Development Board Jumper Instructions .....</i>	<i>5</i>
1.5	<i>Development board schematic.....</i>	<i>6</i>
<b>2</b>	<b>HISTORICAL VERSIONS .....</b>	<b>12</b>
<b>3</b>	<b>STATEMENT .....</b>	<b>13</b>

# **1 Hardware Development Instructions**

## **1.1 Brief**

The N32H492ZGL7\_STB development board is used for sample development of the 32-bit N32H492ZGL7 chip from National Technology Corporation. This document details the functions, usage instructions, and precautions of the N32H492ZGL7\_STB development board.

## **1.2 Development board functions**

The main MCU chip on the development board is model N32H492ZGL7, with an LQFP144 pin package.

The development board connects all the functional interfaces to facilitate customer development.

### 1.3 Development board layout




Figure 1-1 Development board layout

#### 1) Power supply for the development board

The development board can be powered by either the USB COMM interface (J3) or the DEBUG USB (J4), and is connected to the 3.3V LDO input port via the J11 jumper.

#### 2) USB COMM interface (J3)

is used to connect the DP and DM signals of the main MCU (U1) for USB interface communication with the main MCU.

### **3) Debug USB (J4)**

The DEBUG USB interface of the NS-LINK chip (U4) can provide the function of downloading and debugging the main MCU program, and can also be connected to the MCU's serial port to provide USB to serial port function.

### **4) USB OTG (J62)**

The development board has an onboard USB OTG interface (J62), which enables upgrades and debugging between master and slave devices.

### **5) SWD interface and serial port (J5)**

SWD interface: SWDIO and SWDCK, used for downloading and debugging the main MCU program. ULINK2 or JLINK can be used to download and debug the MCU, or jumper caps can be used to short the SWDIO and SWDCK signal pins to download and debug the MCU via DEBUG USB.

Serial ports: MCU\_TX and MCU\_RX are used as external serial signals. PA9 (TX) and PA10 (RX) of the MCU are used as serial ports. They can be used to connect serial devices independently, or the MCU\_TX signal pin and MCU\_RX signal pin can be shorted with jumpers to convert the USB port to a serial port through NS-LINK on the development board for the convenience of customers.

### **6) Reset and wake-up buttons (S7, S6)**

S7 and S6 are the reset button and wake-up button, respectively, connected to the NRST pin and PA2 pin of the chip, and used for chip reset and wake-up functions.

### **7) General buttons (S1, S2, S3)**

S1, S2, and S3 are general-purpose buttons, which are connected to the PA4, PA5, and PA6 pins of the chip, respectively.

### **8) LED lights**

D1, D2, and D3 are LEDs, which are connected to the PA3, PA8, and PB4 pins of the chip, respectively.

#### **9) BOOT (J1 PIN7)**


The J1 PIN7 PH4 pin is the BOOT0 connector, which can be shorted to power and ground as needed using a jumper cap.

#### **10) GPIO ports (J1, J2, J14)**

of the chip are brought out, and 3.3V and GND pins are reserved on the connectors for easy testing. For detailed interface definitions, please refer to the "UM\_N32H49X Series User Manual".



## 1.4 Development Board Jumper Instructions



surface 1-1 Development Board Jumper Specifications

No.	jumper position	Jumper function	Instructions for use
1	J11	5V input voltage jumper	The J11 jumper is used to connect the J3 and J4 USB ports to supply power to the LDO 3.3V input port.
2	J8, J15	3.3V power supply jumper	J8: Provides 3.3V power to the NS-LINK module . J15 : Provides 3.3V power to the main MCU chip.
3	J5	SWD jumper	To download a program to the MCU via the USB DEBUG port using NS-LINK, you need to short the SWDIO and SWDCK signal pins.
	J5	Serial jumper	When using NS-LINK as a serial port via the USB DEBUG port, it is necessary to short the MCU_TX signal pin and the MCU_RX signal pin.
4	J1 PIN7	BOOT jumper	J1 PIN7: BOOT0.
5	J16	PA2 WAKEUP jumper	J16: Shorting this jumper will wake up the MCU via PA2 when the USB interface is plugged in (set PA2 to the WKUP signal).
6	J99	VDDA jumper	J99: Short this jumper, and VDDA will be directly connected to VDD for power supply.
7	J103	VREF+ patch cord	J103: Shorting this jumper will cause VREF to use an external VDD as the reference source.
8	J7, J13	LSE pin connected to J1 IO jumper	J13, J7: Shorting this jumper connects the PC14 and PC15 pins of LSE to the PIN14 and PIN15 pins of J1 for external debugging.
9	J6, J9	HSE pin connected to J1 IO jumper	J6, J9: Shorting this jumper connects the PH0 and PH1 pins of HSE to the PIN27 and PIN28 pins of J1 for external debugging.

## 1.5 Development board schematic

The schematic diagram of the N32H492ZGL7\_STB development board is described below (see "N32H492ZGL7\_STB\_V1.0" for details):








Figure 1-4 Power supply design

### 3) Button Design

Referring to Figure 1-5, which shows the button design schematic, there are a total of 5 buttons: 3 general buttons, an MCU wake-up button, and a reset button.




Figure 1-5 Button Design

### 4) LED lighting design

Referring to Figure 1-6, which shows the LED light design schematic, there are a total of 5 LEDs. D1, D2, and D3 are connected to PA3, PA8, and PB4 of the main MCU, respectively, and can be used for debugging. D6 and D7 are used for NS-LINK MCU control to monitor the NS-LINK's operating status.




Figure 1-6 LED lighting design

## 5) crystal

Referring to Figure 1-7, which shows the crystal connection diagram, the chip has two external crystals, one at 32.768 kHz and the other at 16 MHz.




Figure 1-7 Crystal Design

## 6) BAT

Referring to Figure 1-8, which shows the schematic diagram of the external BAT battery, the CR1220 battery can be connected to the external battery holder on the PCB board to supply power to the VBAT pin.




Figure 1-8 BAT

## 7) NS-LINK

Referring to Figure 1-9, which shows the NS-LINK schematic, users can directly connect a USB cable via the DEBUG USB port to download programs, eliminating the need for a ULINK or JLINK programmer. Debugging can also be performed via the DEBUG USB port, which simulates a serial port.




Figure 1-9 NS-LINK

#### ● MCU peripheral device description:

- 1) When designing the PCB layout, place two capacitors, 10uF and 0.1uF, near VDD (PIN144), and place a 0.1uF capacitor near the other VDD pins.
- 2) It is recommended to place a 0.1uF and a 10uF capacitor on the VDDA input pin.
- 3) When VREF+ uses the built-in reference source VREFBUF, it is recommended to place a 0.1uF and a 1uF capacitor near the VREF+ pin. When VREF+ is externally powered, it is recommended to place a 0.1uF and a 10uF capacitor near the VREF+ pin.
- 4) PC14-OSC32\_IN, PC15-OSC32\_OUT: When an external high-precision RTC clock is required, a 32.768KHz crystal needs to be connected close to the pin. If there is no need, it can be omitted.

## 2 Historical versions

Version	date	Remark
V1.0	2025-10-28	Create document



### 3 statement

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to NSING Technologies Inc. and NSING Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NSING has attempted to provide accurate and reliable information, NSING assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NSING be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NSING Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NSING and hold NSING harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NSING, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.